

Curriculum Structure and Curriculum Content for the Academic Batch – 2021-23

School /Department: Electronics & Communication Engineering

Program: Postgraduate



Table of Contents

Vision and Mission of KLE Technological University2
Program Educational Objectives/Program Outcomes and Program-Specific Outcomes4
Curriculum Structure-Overall7
Curriculum Structure-Semester wise9
Semester - I9
Semester - II
Semester- III
Semester- IV
Curriculum Content- Course wiseError! Bookmark not defined.



Vision and Mission

Vision

KLE Tech-School of Electronics and Communication (VLSI Design & Embedded System) will be well recognized nationally and internationally for excellence in its educational programs, pioneering research and impact on the industry and society.

Mission

- To create a unique learning environment through rigorous curriculum of theory and practice that develops students' technical, scientific and professional skills, and qualities to succeed in wide range of electronics and computing businesses and occupations.
- To nurture spirit of innovation and state-of-the-art research to advance the boundaries of disciplinary and interdisciplinary knowledge and its applications.
- 3. To collaborate within and beyond the discipline to create solutions that benefit humanity and society.



Program Educational Objectives (PEO's)

- 1. Graduates will demonstrate peer- recognized technical competency to solve contemporary problems in the analysis, design and development of electronic devices and systems.
- 2. Graduates will demonstrate leadership and initiative to advance professional and organizational goals with commitment to ethical standards of profession, teamwork and respect for diverse cultural background.
- 3. Graduates will be engaged in ongoing learning and professional development through pursuing higher education, and self-study.
- 4. Graduates will be committed to creative practice of engineering and other professions in a responsible manner contributing to the socioeconomic development of the society.



Program Outcomes (PO's)

The graduates will have,

- 1. An ability to independently carry out research /investigation and development work to solve practical problems.
- 2. An ability to write and present a substantial technical report/document.
- 3. Students should be able to demonstrate a degree of mastery over the area as per the specialization of the program. The mastery should be at a level higher than the requirements in the appropriate bachelor program.
- 4. An ability to use modern computational tools in modeling, simulation and analysis pertaining to VLSI Design and Embedded Systems.
- 5. An ability to work with integrity and ethics in their professional practice, having an understanding of responsibility towards society with sustainable development for lifetime.

Curriculum Structure-Overall

Semester		Total Program Credits: 88		
	1	Ш	ш	IV
course code	Data Structures using C 18EVEC701 (0-0-3)	Mathematical Thinking and Logical Reasoning 15EHSC701 (3-0-0)	Internship/ Mini Project 17EVEI801	Project Phase II / Major Project 17EVEW 802
	Analog Circuits 20EVEC702 <u>(3-0-0)</u>	Automotive Electronics and Communication 19EVEC701 (3-0-1)	<u>(0-0-8)</u>	(0-0-20)
	CMOS VLSI Design 22EVEC704 <u>(4-0-1)</u>	Real Time Embedded Systems 19EVEC702 (<u>3-0-1)</u>	Project Phase I / Minor project 17EVEW801	
	Advanced Digital Logic Design 17EVEC710 (0-0-2)	Advanced Digital Logic Verification 19EVEC703 (0-0-3)	(0-0-10)	
	Machine Learning 22EVEC708 (2-0-1)	Analog & Mixed Mode VLSI Circuits 21EVEC704 (3-0-0)		
Course with	RISC Architectures and Programming 17EVEC705 (4-0-1)	Elective : 1 Image & Video Processing(17EVEE701) (2-0-1) 		
	Electronic System Design 17EVEC707 <u>(0-0-3)</u>	 MEMIS(19EVEE701) (2-0-1) System on Chip(19EVEE702) (2-0-1) ASIC Design(19EVEE703) (2-0-1) Testing & IC Characterization(19EVEE704) (2,0,1) 	 MEMS(19EVEE701) (2-0-1) System on Chip(19EVEE702) (2-0-1) ASIC Design(19EVEE703) (2-0-1) Testing & IC Characterization(19EVEE704) 	
		 (2-0-1) Elective : 2 Standard Cell Design & Layout(17EVEE703) (2-0-1) Low Power VLSI Circuits (19EVEE705) (2-0-1) Internet of Things (19EVEE706) (2-0-1) AUTOSAR(20EVEE707) (2-0-1) Mini Project 19EVEW701 (0-0-3) 		
Credits	24	26	18	20

Semester: I Semester M.Tech.

	Code	Course	Category	L-T-P	Credits	Contact	ISA	ESA	Total	Exam
						Hours				Duration
1.	18EVEC701	Data Structures using C	Core 1	0-0-3	3	6	80	20	100	2 hours
2.	20EVEC702	Analog Circuits	Core 2	3-0-0	3	4	50	50	100	3 hours
3.	17EVEC704	CMOS VLSI Design	Core 3	4-0-1	5	6	50	50	100	3 hours
4.	17EVEC710	Advanced Digital Logic Design	Core 4	0-0-2	2	4	100	00	100	3 hours
5.	18EVEC708	Machine Learning	Core 5	2-0-1	3	4	50	50	100	3 hours
6.	17EVEC705	RISC Architectures and Programming	Core 6	4-0-1	5	6	50	50	100	3 hours
7.	17EVEC707	Electronic System Design	Core 7	0-0-3	3	6	100	00	100	3 hours
TOTAL			12-0-12	24	36	480	220	700		

ISA: Continuous Internal EvaluationESA: Semester End Examination L: Lecture T: Tutorials P: Practical

Semester: II Semester M.Tech.

	Code	Course	Category	L-T-P	Credits	Contact	ISA	ESA	Total	Exam	
						Hours				Duration	
1.	15EHSC701	Mathematical Thinking and Logical Reasoning	Core 8	3-0-0	3	3	50	50	100	3 hours	
2.	19EVEC701	Automotive Electronics and Communication	Core 9	3-0-1	4	5	50	50	100	3 hours	
3.	19EVEC702	Real Time Embedded Systems	Core 10	3-0-1	4	5	50	50	100	3 hours	
4.	19EVEC703	Advanced Digital Logic Verification	Core 11	0-0-3	3	6	100	00	100	3 hours	
5.	21EVEC704	Analog & Mixed Mode VLSI Circuits	Core 12	3-0-0	3	3	50	50	100	3 hours	
	17EVEE701	Image & Video Processing	Elective 1								
	19EVEE701	MEMS									
6.	19EVEE702	System on Chip		Elective 1	2-0-1	3	4	50	50	100	3 hours
	19EVEE703	ASIC Design									
	19EVEE704	Testing & IC Characterization									
	17EVEE703	Standard Cell Design & Layout									
	19EVEE705	Low Power VLSI Circuits	Elective 2	2.0.1	2		50		100	3 hours	
7.	19EVEE706	Internet of Things	Elective 2	2-0-1	3	4	50	50	100		
	20EVEE707	AUTOSAR									
8.	19EVEW701	Mini Project	Core 13	0-0-3	3	6	50	50	100	3 hours	
		TOTAL		16-0-10	26	36	450	350	800		

ISA: Continuous Internal EvaluationESA: Semester End Examination L: Lecture T: Tutorials P: Practical

Semester: III Semester M.Tech.

	Code	Course	Category	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration
1.	17EVEI801	Internship/ Mini Project	Core 14	0-0-8	8	16	50	50	100	3 hours
2.	17EVEW801	Project Phase I / Minor project	Core 15	0-0-10	10	20	50	50	100	3 hours
TOTAL				0-0-18	18	36	100	100	200	

ISA: Continuous Internal EvaluationESA: Semester End Examination L: Lecture T: Tutorials P: Practical

Semester: IV Semester M.Tech.

	Code	Course	Category	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration
1	17EVEW 802	Project Phase II / Major Project	Core 16	0-0-20	20	40	50	100	150	3 hours
TOTAL			0-0-20	20	40	50	100	150		

ISA: Continuous Internal EvaluationESA: Semester End Examination L: Lecture T: Tutorials P: Practical



FORM

ISO 9001: 2015 - KLETECH

School of Electronics and **Communication Engineering**

Year: 2021 - 23

FMCD2005

Curriculum Content- Course wise VLSI Design & Embedded Systems

Semester: I Semester M.Tech.

Program: VLSI Design & Embedded Syste	ms				
Course Title: Data Structures using C		Course Code: 18EVEC701			
L-T-P: 0-0-3	Credits: 3	Contact Hours: 6			
ISA Marks: 80	ESA Marks: 20	Total Marks: 100			
Teaching Hours: 25	Examination Duration: 3 hrs				
Chapter 01:C language featuresPointers revisited, Strings, Structures – Basics, Structures and functions, Arrays of structures, Pointers to structures, Self Referential Structures, Unions and bit fields, Files.Chapter 02:Stacks and QueuesDefinition, Representation and Applications of stack. Definitions, representation and applications of linear, circular, queues, multiple queues, priority queue. RecursionChapter 03:ListsLinked lists, singly, doubly, circular lists, definitions, representations. Implementation of list operations, applications – polynomial addition, addition of long integers. Linked stacks, Linked QueuesChapter 04:TreesBinary trees – Definitions, traversals (recursive and iterative versions), Building and searching, Threaded Binary trees, Trees and their applicationsExchange sorts, Selection and tree sorts, Merge and radix sorts					
Text Book 1. Aaron M. Tenenbaum, et al, Data Structures using C, II Edition, PHI, 2006 2. Horowitz, Sabani, Anderson-Feed, Fundamentals of Data Structures in C. II Edition, University, 2008					
 References 1. E Balaguruswamy, The ANSI C pro 2. Yashavant Kanetkar, Data Structu 3. Richard F. Gilberg, Behrouz A. Fo Course Tec, 2009 	ogramming Language, II Edition, PHI, 2010 ares through C, II Edition, BPB public, 2010 rouzan , Data Structures: A Pseudocode Ap	pproach With C, II Edition,			
 Programs on Pointer concepts. Programs on string handling funct Programming on files Programming on stacks data strue Programs on implementation of a Programs on implementation of a Programs on Implementation of a Programs to implement different Programming on graph Programming on hashing tables Design and implement linked list Project 	ctions, structures union And bit-files. ctures different queue data structures. different types of Linked lists trees : sorting techniques. ue data structures data structures				

KLE TECH. CHEATING VALUE	FORM ISO 9001: 2015 – KLETECH School of Electronics and Communication Engineering	Document #: FMCD2005	Rev: 1.0			
Curriculum Content-	Course wise		Page 12 of 41			
/LSI Design & Embedded Systems Year: 2021 - 23						
Program: Digital Electronics						

Course Titles Anales Circuite					
Course litie: Analog Circuits		Course Code: 20EVEC/02			
L-T-P: 3-0-0	Credits: 3	Contact Hours: 4			
ISA Marks: 50	ESA Marks: 50	Total Marks: 100			
Teaching Hours: 40	Examination Duration: 3 hrs				
	Content		Hrs		
Chapter No. 1: Network Theorems			6 hrs		
Review of circuit analysis basics: KCL, KV Superposition, Source Transformations, T Delta-Wye conversion.	L, Mesh and Nodal analysis. Circuit Analysi hevenin's and Norton's Equivalent Circuits,	s Techniques: Linearity and Maximum Power Transfer,			
Chapter No. 2: First and Second Order ci	rcuits		4 hrs		
Order of a system, Concept of Time constant, System Governing equation, System Characteristic equation, Initial conditions, Transfer Functions (Fourier and Laplace domain representation)Frequency and Time response of RLC circuits					
Chapter No. 3: Two Port Networks			4 hrs		
Admittance, Impedance and Hybrid Parameters. Transmission Parameters.					
Chapter No. 4: Basic MOS DevicePhysics	6		4 hrs		
MOS Structure. Structure & Operation MOSFET Current Voltage Characteristics.	of MOS Transistor (MOSFET).The MOS S MOSFET Scaling and Small Geometry Effects	ystem under external Bias s. MOSFET Capacitances			
Chapter No. 5: CMOS Amplifiers			5 hrs		
Biasing of MOS Stages, Realization of Cu Follower, Cascode Stage and Folded Casco	irrent Sources, Common–Source Stage, Co ode Amplifiers	mmon-Gate Stage, Source			
Chapter No. 6: Current Mirrors			5 hrs		
Current Mirror circuits and Modeling. Fig Wilson current Mirrors. Current source ar	ures of merit (output impedance, voltage s nd Current sink.	wing). Widlar, Cascode and			
Chapter No. 7: Basic Differential Amplifi	er Analysis		6 hrs		
Basic differential amplifier, Common mo Amplifier, Performance parameters	de and difference mode gain, CMRR, 5-p.	ack and 7-pack Differential			
Chapter No. 8: Design of 5pack and 7-pac Compensation.	ck differential amplifier, Stability and Freque	ency Compensation, Millers	6 hrs		
Reference Books:					
1. A.S. Sedra & K.C. Smith, Microelectro	nic Circuits, 5th Edition, Oxford Univ. Press,	1999			
2. Jacob Millman and Christos Halkias, Integrated Electronics, McGraw Hill,					
3. John M Yarbrough, Digital Logic Applications and Design, Thomson Learning, 2001					
4. David A. Bell, Electronic Devices and (Circuits, 4th edition, PHI publication, 2007				
5. Grey, Hurst, Lewis and Meyer, Analysi	s and design of analog integrated circuits, 4	th edition.			
6. Charles H Roth, Jr; Fundamentals of L	ogic Design, Thomson Learning, 2004.				

- 7. Zvi Kohavi, Switching and Finite Automata Theory, 2ed, TMH
- 8. Ogata, Modern Control Theory, 4th ed, PHI.



Curriculum Content- Course wise

VLSI Design & Embedded Systems

FORM

ISO 9001: 2015 - KLETECH

School of Electronics and Communication Engineering

Document #: FMCD2005

Rev: 1.0

Page 13 of 41

Year: 2021 - 23

Program: VLSI Design & Embedded Systems					
Course Title: CMOS VLSI Des	ign	Course Code: 17EVEC704	Hours		
L-T-P: 4-0-1	-1 Credits: 5 Contact Hours: 6 Hrs/week				
ISA Marks: 50	ESA Marks: 50	Total Marks: 100			
Teaching Hours: 72 Hrs	Examination Duration: 3 hrs				
Chapter No. 1. Introduction to VLSI and IC fabrication technology VLSI Design Flow, MOS theory, Introduction, nMOS / pMOS enhancement transistors, Comparison of BJTs and MOSFETs, Threshold voltage equation, MOS device design equations, MOS capacitance models, Second order effects: Sub-threshold conduction, Velocity Saturation and Mobility Degradation, Channel length modulation, Body Effect, Junction Leakage, Tunneling, Temperature Dependence. FinFET device, The root cause of short channel effects in twenty-first century MOSFETS, The thin body MOSFET concept, The FinFET and a new scaling path for MOSFETs, Ultra thin body FET.					
Chapter No. 2 IC fabrication technology Semiconductor Technology - An Overview, Czochralski method of growing Silicon, Wafer cleaning process, Introduction to Unit Processes (Oxidation, Diffusion, Deposition, Ion-implantation), Basic CMOS technology - Silicon gate process, n-Well process, p-Well process, Twin-tub Process.					
Chapter No. 3. DC Analysis of CMOS logic gates DC transfer characteristics of CMOS inverter, Beta Ratio Effects, Noise Margin, MOS capacitance models.					
Chapter No. 4. Transient Analysis of CMOS logic gates Transient Analysis of CMOS Inverter, NAND, NOR and Complex Logic Gates, Gate Design for Transient Performance, Switch-level RC Delay Models, Delay Estimation, Elmore Delay Model, Power Dissipation of CMOS Inverter, Transmission Gates & Pass Transistors, Tristate Inverter.					
Chapter No. 5. Designing Hig Stick Diagrams, Euler Path, I Delays, Driving Large Capacit	gh-Speed CMOS Logic Networks ayout design rules, DRC, Circuit extra- ive Loads, Delay Minimization in an Inve	ction, Latch up – Triggering Prevention, Gate erter Cascade, Logical effort, BiCMOS Drivers.	10 hrs		
Chapter No. 6. Combination Pseudo nMOS, Clocked CMO	al CMOS Circuit Design S, Dynamic CMOS Logic Circuits, Dual-ra	ail Logic Networks: CVSL, CPL.	05 hrs		
Chapter No. 7. Sequential CM Sequencing static circuits, Cir	MOS Circuit Design cuit design of latches and flip-flops, Clo	cking- clock generation, clock distribution.	05 hrs		
 Text Books John P. Uyemura, Introduction to VLSI Circuits and Systems, 1, Wiley, 2007 Neil Weste, David Harris & Ayan Banerjee, CMOS VLSI Design, 3, Pearson Ed, 2005 Sung-Mo Kang & Yusuf Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, 3, Tata McGraw, 2007 Sorab K. Ghandhi, VLSI Fabrication Principles, Wiley, 2nd edition, 1994 References FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard By Yogesh Singh Chauhan, Darsen Duane Lu, Vanugopalan Sriramkumar, Sourabh Khandelwal, Juan Pablo Duarte, I Payvadosi, Ai Niknejad, Chenming Hu, Elsevier Publication, 2015 Wayne, Wolf, Modern VLSI design: System on Silicon, 3, Pearson Ed, 2005 					

KLE TECH. GREATING WILLE	FORM ISO 9001: 2015 – KLETECH School of Electronics and Communication Engineering	Document #: FMCD2005	Rev: 1.0
Curriculum Content-	Page 14 of 41		
VLSI Design & Embe	Year: 2021 - 23		

4. Phillip. E. Allen, Douglas R. Holberg, CMOS Analog circuit Design, 1, Oxford Uni, 2002

Lab:

- 1. Introduction to Cadence EDA tool.
- 2. Static and Dynamic Characteristic of CMOS inverter.
- 3. Layout of CMOS Inverter (DRC,LVS)
- 4. Static and Dynamic Characteristic of CMOS NAND2 and NOR2
- 5. Layout of NAND2, NOR2, XOR2 gates (DRC, LVS).
- 6. Design a Phase Detector using D-FF
- 7. Design complex combinational circuits and analyze the performance using Cadence tool.



Curriculum Content- Course wise VLSI Design & Embedded Systems

FORM

ISO 9001: 2015 - KLETECH

School of Electronics and Communication Engineering

Document #: FMCD2005

Rev: 1.0

Page 15 of 41

Year: 2021 - 23

Program: VLSI Design & Embedded Systems					
Course Title: Advanced Digita	l Logic Design	Course Code: 17EVEC710	Hours		
L-T-P: 0-0-2	L-T-P: 0-0-2 Credits: 2 Contact Hours: 4 Hrs/week				
ISA Marks: 100	Aarks: 100 ESA Marks: - Total Marks: 100				
Teaching Hours: 45 Hrs	Examination Duration: -				
Chapter No. 1. Digital Integra	ated Circuits		10 hrs		
Moore's law, Technology Scal	ling, Die size growth, Frequency, Powe	r dissipation, Challenges in digital design,			
Design metrics, Cost of Inte	grated circuits, ASIC , Evolution of Second	oC ASIC Flow Vs SoC Flow, SoC Design			
Challenges. Introduction to	CMOS Technology, PMOS & NMOS	Operation, CMOS Operation principles,			
Characteristic curves of CMO	S, CMOS Inverter and characteristic c	urves, Delays in inverters, Buffer Design,			
Power dissipation in CMOS, C	MOS Logic, Stick diagrams and Layout	diagrams. Setup time, Hold Time, Timing			
Concepts.					
Chapter No. 2. Digital Buildin	ig Blocks		10 hrs		
Basic Gates, Universal Gates	s, nand & nor Implementations, Deco	oder. encoder. code converters. Priority			
encoder, multiplexer, demult	riplexer. Comparators, Parity check sch	nemes, Multiplexer, De-multiplexer, Pass			
Transistor Logic, application o	f multiplexer as a multi-purpose logical	element. Asynchronous and synchronous			
un-down counters Shift registers ESM Design Mealy and Moore Modelling Adder & Multiplier concents					
Memory Concent					
Chapter No. 3 Logic Design L	Ising Verilog		12 hrs		
Evolution & importance of H	IDI Introduction to Verilog Levels of	Abstraction Typical Design Flow Lexical	12 1113		
Conventions Data Types M	odules Nets Values Data Types Co	mments arrays in Verilog Expressions			
Operators Operands Arrays	memories Strings Delays naramete	prized designs Procedural blocks Blocking			
and Non-Blocking Assignment	t looping flow Control Task Function	Synchronization Event Simulation Need			
for Verification. Basic test ben	ch generation and Simulation	Synchronization, Event Simulation. Need			
Chapter No. 4. Principles of R	TL Design		8 hrs		
Verilog Coding Concepts, Ve	rilog coding guide lines: Combination	al, Seguential, FSM. General Guidelines,			
Synthesizable Verilog Constru	cts, Sensitivity List, Verilog Events, RTL [Design Challenges, Clock Domain Crossing.			
Verilog modelling of combinat	ional logic and sequential logic	5 5, 5			
Chapter No. 5. Design and sin	nulation of Architectural building blocks		10 hrs		
Basic Building blocks design	using Verilog HDL: Arithmetic Compon	ents – Adder, Subtractor, and Multiplier			
design. Data Integrity – Parity	v Generation circuits. Control logic – A	rbitration, FSM Design – overlapping and			
non-overlapping Mealy and Moore state machine design					
Reference Books					
1. Digital Design by Morris Mano M, 4th Edition.					
2. Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar, 2nd Edition					
3. Principles of VLSI RTL	Design: A Practical Guide by Sapan Gar	g, 2011 Tools: 1. NC Verilog, NC Sim, CVER +	GTKWave,		
VCSMX, Modelsim for	r Verilog 2. Microwind for layout.				

Back to SEM I

Program: Digital Electronics



Curriculum Content- Course wise VLSI Design & Embedded Systems

FORM

ISO 9001: 2015 – KLETECH

School of Electronics and Communication Engineering

Rev: 1.0

Page 16 of 41

Year: 2021 - 23

Course Title: Machine learning	3	Course Code: 18EVEC708	Hours
L-T-P: 2-0-1	Credits: 3	Contact Hours: 4 Hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 40 Hrs	Examination Duration: 3 hrs		
Chapter No. 1: Introduction			
Introduction What is Machin Supervised, Unsupervised and	e Learning? Applications of Machine Reinforcement learning, Dataset format	Learning, Types of Machine Learning: s, Basic terminologies.	05 Hrs
Chapter No. 2: Supervised Lea	arning		
Linear Regression, Logistic Reg function, The Gradient descen using logistic regression, one-v	gression Linear Regression: Single and nt algorithm, Application, Logistic Regr s-all classification using logistic regression	Multiple variables, Sum of squares error ression, The cost function, Classification on, Regularization.	10 Hrs
Chapter No. 3: Supervised Lea	arning: Neural Network		
Introduction to perception lear representation, Gradient che classifying digits, SVM.	arning, Implementing simple gates XOR ecking, Back propagation algorithm,	, AND, OR using neural network. Model Multi-class classification, Application-	10 Hrs
Chapter No. 4: Unsupervised	Learning: Clustering		0511#6
Introduction, K means Clusterin	ng, Algorithm, Cost function, Applicatior	1.	USHIS
Chapter No. 5: Unsupervised Learning: Dimensionality reduction			0511#6
Dimensionality reduction, PCA-	- Principal Component Analysis. Applicat	ions, Clustering data and PCA.	USHIS
Chapter No. 6: Machine Learn	ning System Design		
Evaluating a hypothesis, Mode Building a Model.	el selection, Bias and variance, error ar	alysis, error metrics for skewed classes.	05 Hrs
Text Book (List of books as me	ntioned in the approved syllabus)		
1. Tom Mitchell, Machin	e Learning, 1, McGraw-Hill. , 1997		
2. Christopher Bishop, Pa	attern Recognition and Machine Learnin	g, 1, Springer, 2007	
 Video lectures by : Andrey Group/Google Brain https: 	w Ng, Co-founder, Coursera; Adjunct Pro ://www.coursera.org/learn/machine-lea	ofessor, Stanford University; formerly head	of Baidu Al
 Trevor Hastie, Robert Tibsl Prediction, 2, Springer, 200 	hirani, Jerome Friedman, The Elements o 09	of Statistical Learning : Data Mining, Inferer	nce and
Implementation Assignments:			
1. Assignments are designments are are designments are designm	gned to explore the concepts like		
Supervise and uns	supervised learning,		
Clustering,			
Regression and es	stimation		
2. Motivate students to	take up open challenges like Kaggle, wal	mart, ect	
3. To explore different N	Nachine Learning Tools/ Libraries.		



FORM ISO 9001: 2015 – KLETECH

School of Electronics and Communication Engineering

Page 17 of 41

Year: 2021 - 23

Document #:

FMCD2005

Curriculum Content- Course wise VLSI Design & Embedded Systems

Program: VLSI Design & Embedded Systems			Teaching
Course Title: RISC Architectures an	nd Programming	Course Code: 17EVEC705	Hours
L-T-P: 4-0-1	Credits: 5	Contact Hours: 6 Hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 50 Hrs	Examination Duration: 3 hrs		
1. The 32-bit RISC Architectu The Acorn RISC machine, Archite ARM development tools, 3 stage p	ure: ctural inheritance, Architecture of AR ipeline ARM organization, ARM instruc	M7TDMI, ARM programmers' model, tion execution.	06 Hrs
2. Instruction sets, Assembly and Embedded C Programming: Features of ARM Instruction, Data processing instruction, Branch/Control instruction and Data Transfer/Load store instruction. Software interrupt instruction, Program status register instruction, Conditional execution, Example programs, 16bit Instruction set-The Thumb programmer model, ARM-Thumb interworking, Thumb branch instructions, Data processing instructions, Single/Multiple register load store instruction, Stack operation. Software interrupt instructions example programs			
3. Introduction to LPC2148 and Embedded C programming: Architectural Overview of LPC2148, Features and Memory mapping of LPC2148, Interfacing of Basics peripherals to LPC2148 and programming using Embedded C.			
4. Exception Handling: Introduction, Interrupts, error conditions, processor exception sequence, the vector table, Exception handlers, Exception priorities, Procedures for handling exceptions.			
5. Memory Hierarchy Design: Cache basics, Miss rate and penalty, Cache Hierarchy, Memory Organizations, Memory Hierarchy.			06 Hrs
6. Pipelining: Linear pipeline processor, Nonli techniques, Arithmetic pipeline Multifunctional arithmetic pipeline	inear pipeline processor, Instruction design, Computer arithmetic pri	n pipeline design, Branch handling nciples, Static arithmetic pipeline,	08 Hrs
7. Cortex M4: Functional description, programme	er's model, memory protection unit, ne	sted vectored interrupt controller.	06 Hrs
 Multi-Core Architectures: Introduction to Intel Architecture, Duo Processor: The CPU, Memory 	How an Intel Architecture System worl y Controller, I/O Controller.	ks, Basic Components of the Intel Core	07 Hrs
9. Current Trends in Intel Ar Seminar on current trends in Intel A	chitectures and Applications: Architectures		03 Hrs



Curriculum Content- Course wise VLSI Design & Embedded Systems

FORM ISO 9001: 2015 – KLETECH

Document #: FMCD2005

School of Electronics and Communication Engineering Rev: 1.0

Page 18 of 41

Year: 2021 - 23

Text Books

- 1. "ARM System- on-Chip Architecture" by 'Steve Furber', LPE, Second Edition.
- 2. "ARM Assembly Language fundamentals and Techniques" by William Hohl, CRC press, 2009.
- 3. D. A. Patterson and J. L. Hennessey "Computer Organization and Design", Morgan, Kaufmann, 2002
- 4. H. Jonathan Chao and Bin Liu, "High performance switches & routers", Wiley Interscience, 2007.
- 5. Kai Hwang, "Advanced Computer Architecture TMH 1993
- 6. Web resources for Example Architectures of INTEL and Texas Instruments: http://download.intel.com/design/intarch/papers/321087.pdf

References

- 1. Kai Hwang, Faye A. Briggs, Computers Architecture and Parallel Processing MGH 1985
- 2. David E Culler, Jaswinder Pal Singh, Anoop Gupta "Parallel Computer Architecture", Harcourt Asia Pte Ltd 2000
- 3. Stalling W." Computer Organization and Architecture- Designing for performance" PHI,2005
- 4. D. Sima, T. Fountain, P.Kasuk," Advanced Computer Architecture-A Design Space Approach" Addisson Wesley, 1997.
- 5. M. J. Flynn,"Computer Architecture, Pipelined And Parallel Processing", Narosa Publications, 1998.

List of Experiments:

- 1. Write an ALP to verify data transfer w.r.t memory to achieve following,
 - i. 8-bit data transfer and exchange
 - ii. 16-bit data transfer and exchange
 - iii. 32-bit data transfer and exchange
- 2. Write an ALP for Tables and lists to do following,
 - i. Add an entry to a list
 - ii. Remove an element from the queue
- 3. Write an ALP to pass parameters to a subroutine,
 - i. Ascending order
 - ii. Descending order
- 4. Write an ALP for following,
 - i. Finding length of a string
 - ii. Compare two strings for equality
 - iii. To find whether given string is palindrome
- 5. Write a 'C' program & demonstrate an interfacing of Alphanumeric LCD 2X16 panel to LPC2148Microcontroller
- 6. Write a 'C' program & demonstrate an interfacing of Seven segment to LPC2148 Microcontroller.
- 7. Write a 'C' program & demonstrate an interfacing of UART to LPC2148 Microcontroller.
- 8. Write a 'C' program & demonstrate an interfacing of ADC to LPC2148 Microcontroller.
- 9. Write a 'C' program & demonstrate an interfacing of Keypad to LPC2148
- 10. Write a 'C' program & demonstrate interface DAC to LPC2148
- 11. Develop a code for electronic voting machine.

KLE TECH. CHEATING WALLE	FORM ISO 9001: 2015 – KLETECH School of Electronics and Communication Engineering	Document #: FMCD2005	Rev: 1.0
Curriculum Content- Course wise			Page 19 of 41
VLSI Design & Embedded Systems			Year: 2021 - 23

Reference Books

- 1. "ARM System- on-Chip Architecture" by 'Steve Furber", LPE, Second Edition.
- 2. "Embedded Systems- Architecture, Programming and Design" by Raj Kamal, TMH
- 3. Dr. K.V.K.K. Prasad, "Embedded/Real-time systems: concepts, Design & Programming", published by dreamtech press.

Manual

- 1. LPC2148 datasheet by NXP.
- **2.** LPC2148 board manual by ALS, Bangalore.

KLE TECH. CHEATING WALLE	FORM ISO 9001: 2015 – KLETECH School of Electronics and Communication Engineering	Document #: FMCD2005	Rev: 1.0
Curriculum Content- Course wise			Page 20 of 41
VLSI Design & Embedded Systems			Year: 2021 - 23

Program: VLSI Design & Embedded Systems				
Course Title: Electronic Syster	n Design	Course Title: 17EVEC707		
L-T-P: 0-0-3	Credits: 3	Contact Hours:6 Hrs/week		
ISA Marks: 100	ESA Marks:	Total Marks: 100		
Teaching Hours: 25 Hrs	Examination Duration:			
To level specifications, Block level specifications, Timing of micro architecture, Verification and test plan, Schematic capture			05 Hrs	
Simulation, Advanced simulation, Signal Integrity			05 Hrs	
PCB layout- Floor planning, component pre planning, PCB printing- 2 layer			05 Hrs	
Functionality and performance check, Failure analysis, Validation and system integration			05 Hrs	
System Analysis			05 Hrs	
References 1. A. S Sedra and KC Smith, Microelectronic circuits, Oxford, 1998.				

2. G.L. Ginsberg, Printed Circuit Design, McGraw Hill, 1991.

KLE TECH. CHEATMIG VALUE	FORM ISO 9001: 2015 – KLETECH School of Electronics and Communication Engineering	Document #: FMCD2005	Rev: 1.0
Curriculum Content- Course wise			Page 21 of 41
VLSI Design & Embedded Systems			Year: 2021 - 23

Progra	m: VLSI Design & Embedded Syste	ems			
Course	Title: Mathematical Thinking an	d Logical Reasoning	Course Code: 15EHSC701		
L-T-P: 3	3-0-0	Credits: 3 Contact	Contact Hours: 3		
ISA Ma	rks: 50	ESA Marks: 50	Total Marks: 100		
Teachi	ng Hours: 40	Examination Duration: 3 hours			
1.	Quantitative Aptitude			10 hrs	
2.	Analytical Puzzles			4 hrs	
3.	Syllogistic Logic			3 hrs	
4.	Verbal Reasoning			9 hrs	
5.	Visual Reasoning			6 hrs	
6.	Advanced Lateral Thinking			8 hrs	
Text Bo	ooks			1	
1.	1. A Modern Approach to Verbal and Non – Verbal Reasoning – R. S. Aggarwal, Sultan Chand and Sons, New Delhi.				
2.	. Quantitative Aptitude – R. S. Aggarwal, Sultan Chand and Sons, New Delhi				

Reference Books:

1. Verbal and Non – Verbal Reasoning – Dr. Ravi Chopra, MacMillan India

2. Lateral Thinking – Dr. Edward De Bono, Penguin Books, New Delhi

KLE TECH. GERATING MULE KLE TECH.	FORM ISO 9001: 2015 – KLETECH School of Electronics and Communication Engineering	Document #: FMCD2005	Rev: 1.0
Curriculum Content- Course wise			Page 22 of 41
VLSI Design & Embedded Systems			Year: 2021 - 23

Program: VLSI Design & Embedded Syste	ms		
Course Title: Automotive Electronics and	Communication	Course Code: 19EVEC701	
L-T-P: 3-0-1	Credits: 4	Contact Hours: 5 hrs	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 50	Examination Duration: 3 hrs		
Chapter No: 1.Automotive Systems, I	Design cycle and Automotive industry ov	verview	9 hrs
Overview of Automotive industry, Vehicle functional domains and their requirements, automotive supply chain, global challenges. Role of technology in Automotive Electronics and interdisciplinary design. Introduction to modern automotive systems and need for electronics in automobiles and application areas of electronic systems in modern automobiles, Introduction to power train, Automotive transmissions system ,Vehicle braking fundamentals, Steering Control, ,Overview of Hybrid Vehicles, ECU Design Cycle : Types of model development cycles(V and A). Components of ECU Examples of ECU on Chassis. Infotainment Body Electronics and cluster			
Chapter No: 2. Embedded system in A	Automotive Applications & Automotive	safety systems	10 hrs
Automotive grade microcontrollers: Architectural attributes relevant to automotive applications, Automotive grade processors ex: Renesas, Quorivva, and Infineon. EMS: Engine control functions, Fuel control, Electronic systems in Engines, Development of control algorithm for EMS, Look-up tables and maps, Need of maps, Procedure to generate maps, Fuel maps/tables, Ignition maps/tables, Engine calibration, Torque table, Dynamometer testing Safety Systems in Automobiles: Active and Passive safety systems: ABS, TCS, ESP, Brake assist Airbag systems etc.			
Chapter No: 3. Automotive Sensors a	nd Actuators		9 hrs
Sensor characteristics, Sensor response, Sensor error, Redundancy of sensors in ECUs, Avoiding redundancy, Smart Nodes, Examples of sensors: Accelerometer (knock sensors),wheel speed sensors, Engine speed sensor, Vehicle speed sensor, Throttle position sensor, Temperature sensor, Mass air flow (MAF) rate sensor, Exhaust gas oxygen concentration sensor, Throttle plate angular position sensor, Crankshaft angular position/RPM sensor, Manifold Absolute Pressure (MAP) sensor. Actuators: Engine Control Actuators, Solenoid actuator, Exhaust Gas Becirculation Actuator.			
Chapter No: 4. Automotive communi	cation protocols		10 hrs
Overview of Automotive communication network architecture, need for CAN in Autom Ray, MOST.	n protocols : need for communication in Aut otive, CAN Bus logic ,CAN frame formats, CAN bu	comotive, overview of vehicle s fault confinement, LIN , Flex	
Chapter No: 5. Advanced Driver Assis	tance Systems (ADAS) and Functional sa	afety standards	7 hrs
Advanced Driver Assistance Systems (ADAS):Examples of assistance applications: Lane Departure Warning, Collision Warning, Automatic Cruise Control, Pedestrian Protection, Headlights Control, Connected Cars technology and trends towards Autonomous vehicles. Functional Safety: Need for safety standard-ISO 26262, safety concept, safety process for product life cycle, safety by design, validation.			
Chapter No: 6. Diagnostics			5 hrs
Fundamentals of Diagnostics: Basic wiring system and Multiplex wiring system, Preliminary checks and adjustments, Self-diagnostic system. Fault finding and corrective measures, Electronic transmission checks and Diagnosis, Diagnostic procedures and sequence, On board and off board diagnostics in Automobiles, OBDII, Concept of DTCs, DLC, MIL, Freeze Frames, History memory, Diagnostic tools, Diagnostic protocols: KWP2000 and UDS.			
Text books:			
1. William B. Ribbens, Understandir	ng Automotive Electronics, 6, Newnes Publica	ations, 2003	

KLE TECH. CREATING MULE	FORM ISO 9001: 2015 – KLETECH School of Electronics and Communication Engineering	Document #: FMCD2005	Rev: 1.0
Curriculum Content- Course wise			Page 23 of 41
VLSI Design & Embedded Systems			Year: 2021 - 23

2. Denton.T, Automobile Electrical and Electronic Systems, Edward Arnold, 1995

References:

- 1. William T.M , Automotive Electronic Systems, Heiemann Ltd., London , 1978
- 2. Nicholas Navet , Automotive Embedded System Handbook, CRC Press , 2009

Lab:

- 1. Demonstration of cut section modules: Engine, Transmission , Steering, Braking, Suspension Automobile dept.
- 2. Electronic engine control system: Injection and Ignition control system Transmission trainer modules
- 3. Modeling an engine Vehicle model simulation with Simulink using PI CONTROLLER
- 4. Basic gate logic simulation and modeling using Simulink and realization on the hardware platform.
- 5. Seat belt warning system simulation and modeling using Simulink and realization on the hardware platform. Vehicle speed control based on the gear input simulation and modeling using Simulink and realization on the hardware platform.
- 6. Throttle control modeling and simulation using Simulink and realization on the hardware platform.
- 7. Accelerator pedal interfacing software modeling and simulation using Simulink and realization on the hardware platform.
- 8. Develop matlab code for stepper motor control and convert it to Simulink model and port it to embedded hardware



Program: VLSI Design & Embe	dded Systems		
Course Title: Real Time Ember	dded System	Course Code: 19EVEC702	
L-T-P: 3-0-1	Credits: 4	Contact Hours: 5 Hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 45 Hrs	Examination Duration: 3 hrs		
1. Building blocks: Real Time System, Types, Real Time Computing, Design Issue, Sample Systems, Hardware Requirements- Processor in a system, System Memories, System I/O, De-bouncing, Other Hardware Devices (A/D, D/A, USART, Watchdog Timers, Interrupt Controllers), Device Drivers, Interrupt Servicing Mechanism & Interrupt Latency			
2. Advanced Processors: Automotive Grade Processors: AEC-Q100 qualification, Qorivva 32-bit Microcontrollers, MPC577XK for ADAS, AURIX from Infineon, Tricore Architecture, Renasas RL78/D1x (Automotive Only)			10 Hrs
3. Real Time Operating System: Interrupt driven systems, foreground/background systems, full featured rtos, POSIX, buffering data, mailboxes, critical regions, semaphores, event flags & signals, deadlock, process stack management, dynamic allocation.			04 Hrs
 Case Studies: Mucos/ VX Works Functions – System level, task service, time delay, memory allocation, semaphore, mailbox, queue. Example systems: Coding for Automatic chocolate vending machine using MUCOS & Coding for sending application layer byte streams on a TCP/IP Network using VX Works. 			06 Hrs
5. Process of Embedded	d System Development:		
Development process, requirements engineering, design, implementation, integration & testing, packaging, configuration management, managing embedded system development, embedded system fiascos.			08 Hrs
6. Current trends, ethical & environmental issues			05 11=0
The students shall give seminars on current trends in the field of RTES, ethical, & environmental issues.			US HIS
Text Books			
1. Philip. A. Laplante, "Real-T	ime Systems Design and Analysis- an En	gineer's Handbook"- Second Edition, PHI Pub	plications.
2. Rajkamal, "Embedded Syst	ems: Architecture, Programming and D	esign", Tata McGraw Hill, New Delhi, 2003.	

- 3. Dr. K.V.K K Prasad, "Embedded Real Time Systems: Concepts Design and Programming", Dreamtech Press New Delhi, 2003.
- References
- 1. Joseph Yiu, "The Definitive guide to ARM CORTEX M3 & CORTEX-M4 Processors", Elsevier, Newnes, 2014.
- 2. Steve Furber "ARM System -on Chip Architecture" Second Edition, Pearson Education
- 3. David E. Simon, "An Embedded software primer", Pearson Education, 1999..
- 4. David A. Evesham, "Developing real time systems A practical introduction", Galgotia Publications, 1990
- 5. William Hohl, "ARM Assembly Language Fundamentals & Techniques", CRC Press
- 6. C. M. Krishna, "Real Time Systems" MGH, 1997
- 7. Jane W.S. Liu, "Real-Time Systems", Pearson Education Inc., 2000



Curriculum Content- Course wise VLSI Design & Embedded Systems

FORM ISO 9001: 2015 – KLETECH

School of Electronics and Communication Engineering

Page 25 of 41

Document #:

FMCD2005

Year: 2021 - 23

Program: VLSI Design & Embedded Systems				
Course Title: Advanced Digital Logic Verification		Course Code: 19EVE	C703	
L-T-P: 0-0-3	Credits: 3	Contact Hrs: 6 hrs/w	veek	
ISA Marks: 100	ESA Marks:	Total Marks: 100		
Teaching Hrs: 50	Exam Duration: 3 hrs			
Chapter No. 1. Verification Concepts Concepts of verification, importance of verification, Stimulus vs Verification, functional verification, test bench generation, functional verification approaches, typical verification flow, stimulus generation, direct testing, Coverage: Code and Functional coverage, coverage plan.				
Chapter No. 2. System Verilog – Language Constructs System Verilog constructs - Data types: two-state data, strings, arrays: queues, dynamic and associative arrays, Structs, enumerated types. Program blocks, module, interfaces, clocking blocks, modports.			10 hrs	
Chapter No. 3. System Verilog – Classes & Randomization SV Classes: Language evolution, Classes and objects, Class Variables and Methods, Class instantiation, Inheritance, and encapsulation, Polymorphism. Randomization: Directed Vs Random Testing. Randomization: Constraint Driven Randomization.			12 hrs	
Chapter No. 4. System Verilog – Assertions & Coverage Assertions: Introduction to Assertion based verification, Immediate and concurrent assertions. Coverage driven verification : Motivation, Types of coverage, Cover Group, Cover Point, Cross Coverage, Concepts of Binning and event sampling.			8 hrs	
Chapter No. 5 . Building Testbench Layered testbench architecture. Introduction to Universal Verification Methodology, Overview of UVM Base Classes and simulation phases in UVM and UVM macros. Unified messaging in UVM, UVM environment structure, Connecting DUT- Virtual Interface			10 hrs	
 References: 1. System Verilog LRM 2. Chris Spear, Gregory J Tumbush - SystemVerilog for language features - Springer, 2012 3. Step-by-Step Functional Verification with System Clara, CA Spring 2008 Tools: 1. NC Verilog, NC Sim 	or verification - a guide to learn Verilog and OVM by Sasan Iman n, VCSMX for System.	ing the testbench SiMantis Inc. Santa		



Program: VLSI Design & Embedded Systems			
Course Title: Analog and Mixed mode	VLSI Circuits	Course Code: 21EVEC704	
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 40	Examination Duration: 3 hours		
Chapter 01: Basic Current reference, mode bandgap reference	and Voltage (Bandgap) reference circuit	s, OPAMP based references, Current	06
Chapter 02: Bidirectional analog switch, Sample and Hold circuit, Basic Comparator architecture, non-idealities (offset error, bandwidth consideration), Dynamic comparator, Sense amplifier			03
Chapter 03: DAC architecture, Weighted Resistor and R-2R network, their Limitations, Current source based DAC			07
Chapter 04: ADC basics, Flash ADC, Tracking ADC, Dual slope ADC, SAR ADC, and their applications Chapter 05: Pipeline ADC architecture, algorithm and Sigma-Delta ADC			10 06
Chapter 06: PLL-operating principles, Phase detector and VCO; Phase frequency Detector, Charge pump models, stability issues. Jitter in PLL.			08
Text Books			
 Phillip. E. Allen, Douglas R. Holberg, "CMOS Analog circuit Design" Oxford University Press, 2002. Baker, Li, Boyce, "CMOS: Circuit Design, Layout and Simulation", Prentice Hall of India, 2000 			
Reference Books			
1. N. Weste and K. Eshranghian, Princ	iples of CMOS VLSI Design, Addison Wesl	ley. 1985.	
2. J. Rabaey, Digital Integrated Circuit	s: A Design Perspective, Prentice Hall Ind	ia, 1997	
 C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1979. B Razavi 'Design of Analog CMOS Integrated Circuits' First Edition McGraw Hill 2001 			



VLSI Design & Embedded Systems

FORM Document #: ISO 9001: 2015 - KLETECH **FMCD2005** Rev: 1.0 School of Electronics and **Communication Engineering Curriculum Content- Course wise** Page 27 of 41

Year: 2021 - 23

Program: VLSI Design & Embedded Systems				
Cou	se Title: Image and Vide	eo Processing	Course Code: 17EVEE701	
L-T-I	P: 2-0-1	Credits: 3	Contact Hrs: 4 hrs/week	
ISA I	Marks: 50	ESA Marks: 50	Total Marks: 100	
Теас	hing Hrs: 40	Exam Duration: 03 hrs		
Introduction: 2D systems, Mathematical Preliminaries- FT, Z-transform, Optical and Modulation Transfer Functions (OTF and MTF). Matrix theory, Image perception: Light, Luminance, Brightness, Contrast, MTF of the visual system, Visibility function, Monochrome Vision Models, Fidelity criteria, Color Representation, Color Vision Models, Temporal Properties of Vision.			and Modulation Transfer ightness, Contrast, MTF of ria, Color Representation,	2 hrs
2	Image sampling and Visual Quantization.	Quantization: 2D Sampling theory, Quantization, Optimal C	Quantizer, Compander and	2 hrs
3 Image Transforms: 2D orthogonal and unitary transforms, DFT, DCT, Harr, KLT			4hrs	
4 Image Enhancement: Histograms Modeling, Spatial operations, Transform operations, Multispectral Image Enhancement,			4hrs	
 Image Filtering and Restoration: Image Observation Models, Inverse and Weiner filtering, Frequency Domain Filters. Smoothing Splines and Interpolation. 			4hrs	
6	Basics of Video: Analo	g Video, Digital Video		2 hrs
7	Two dimensional mot	ion estimation: Optical flow methods, Block based methods	, Bayesian methods.	7 hrs
Text	books			
1.	Jain, A.K., Fundamentals	of Digital Image Processing, 3 rd Edision, Pearson Education (Asia) 2013	
2. A. Murat Tekalp, Digital Video processing Pearson Education (Asia) Pte. Ltd.				
3. Li and, Z. Drew, M.S. Fundamentals of Multimedia, Pearson Education (Asia) Pte. Ltd,. 2010.				
Refe	rences books			
1.	Gonzalez, Rafael C., Wo (Asia) Pvt. Ltd.,	oods, Richard E. and Eddins Steven L., Digital Image Proce	ssing Using Matlab, Pearso	n Education

2. Al. Bovik, Essential guide to Video Processing, Academic Press

Implementation:

Implementation assignments are designed using opencv/c++ to explore the concepts like

- 1. Image enhancement techniques
- 2. Image transforms.
- 3. Image restoration technique
- 4. Develop an image processing application to assist
 - ADAS a.

KLE TECH. CHEATING VALUE	FORM ISO 9001: 2015 – KLETECH School of Electronics and Communication Engineering	Document #: FMCD2005	Rev: 1.0
Curriculum Conte	nt- Course wise		Page 28 of 41
VLSI Design & Em	bedded Systems		Year: 2021 - 23
b. Agricu	ture		
c. Defens	e		
d. Health	Care		
e. Survei	ance and Forensics		
f. Remot	e sensing		
5. Track a	n object in video		
6. Optim	I use of surveillance video		



FORM Document #: ISO 9001: 2015 - KLETECH FMCD2005 Rev: 1.0 School of Electronics and Communication Engineering Page 29 of 41 **Curriculum Content- Course wise** VLSI Design & Embedded Systems Year: 2021 - 23

Program	n: VLSI Design & Embedded Syste	ems		
Course	Title: MEMS		Course Code: 19EVEE701	
L-T-P: 2	- 0-1	Credits: 3	Contact Hrs: 4	
ISA Ma	rks: 50	ESA Marks: 50	Total Marks: 100	
Teachin	ng Hrs: 40	Exam Duration: 3 hrs		
No		Content		Hrs
1	Overview of MEMS and Micros Evolution of Microsystems, Min to Micro-sensors, Micro-actuati	ystems iaturization, Applications, Working p on, Example of MEMS with Micro-ad	principles of Microsystems: Introduction ctuators – Airbag	5
	Micro-fabrication Different structures used for MEMS devices (combination of Mechanical, electrical), How to create these		2	
2	2 Structures Materials for MEMS and Microsystems: Silicon as a preferred material, Silicon compounds, GaAS, Quartz, Polymers, piezo-resistors;			
	Machining processes (Bulk, Surface and LIGA processes). Unit processes in VLSI, Oxidation, Diffusion, Deposition, Etching, Photolithography			8
3	Sensing Techniques and Examp Analysis with example for each	les: PZR, PZE, and Capacitive sensing technique. Numerical problem for e	g techniques, Modeling, Design and ach technique.	10
4	4 Case studies – MEMS resonator, PZR accelerometer (Commercial)			5
5	Scaling laws in miniaturization: Electricity, Numerical problems.	Introduction to scaling, scaling in a	geometry, electrostatic forces, EM forces,	4
6	6Modeling: Modeling techniques: Mathematical modeling, Electrical modeling (Lumped modeling), Mechanical Modeling, MEMS CAD tools. MEMS as Inductor, Capacitor, Micro-Characterization.			6
Text Bo	ook:			<u> </u>
"MEMS	and Microsystems – Design and N	Vanufacture", Tai-Ran Hsu, TMH Ed	lition	
Referen	ICES:	ria Kluwar Acadamia Dublichara 20	001	
IVIICTO .	<i>system Design</i> , Stephen D. Sentu	ria, Kluwer Academic Publishers, 20	01.	



Curriculum Content- Course wise VLSI Design & Embedded Systems

FORM ISO 9001: 2015 – KLETECH

School of Electronics and Communication Engineering

Document #:

FMCD2005

Page 30 of 41

Year: 2021 - 23

Progra	m: VLSI Design & Testing			
Course	Title: System on Chip		Course Code: 19EVEE702	
L-T-P: 2	2-0-1	Credits: 3	Contact Hours: 4	
CIE Ma	rks: 50	SEE Marks: 50	Total Marks: 100	
Teachi	ng Hours: 50	Examination Duration: 3 hours		
1.	Verification and Technology Opt technologies, Static technologie verification options.	ions: Overview of verification, challenges in es, Formal technologies, Physical verifica	verification of SOC, Simulation tion and analysis, comparing	10 hrs
2. Verification Methodology: Verification plans, Testbench creation, Testbench migration, Verification languages, Verification device test, System level verification, Verification IP Reuse, Verification approaches.			10 hrs	
3.	3. System level Verification: System design, System verification, Applying the system level testbench, System testbench migration, Bluetooth SOC.			10 hrs
4. Static Netlist Verification: Netlist verification, Bluetooth SOC arbiter, Equivalence checking, Equivalence checking methodology, RTL to RTL verification, RTL to Gate level netlist verification, Gate level netlist to Gate level, Static timing verification and analysis.			10 hrs	
5.	5. SOC Testing: Importance of system on chip testing, SOC test issues, FPGA Testing: Overview of FPGA, Testing approaches, BIST of programmable resources, Embedded processor based testing.			10 hrs
Text Bo	ooks			
1.	Prakash Rashinkar, Peter Paterson	n, Leena Singh, " SOC Verification –Methodo	logy and Techniques", Springer 2	2000
2. Laung-Terng Wang, Charles E. Stroud, Nur A. Touba, "System-on-chip Test Architectures", 2008.				
Refere	nce books			
1.	J-M. Berge, O. Levia, J. Rouillard:	Hardware/Software Co-Design and Co-Verifi	cation, Kluwer, 1997.	
2.	M. L. Bushnell and V. D. Agrawal, Academic Publishers, 2001.	Essential of Electronics Testing for Digital, I	Memory and Mixed-Signal Circui	ts, Kluwer
-				

3. Thomas Kropf, "Introduction to Formal Hardware Verification", Springer 1999.

KLE TECH. CREATING VALUE	FORM ISO 9001: 2015 – KLETECH School of Electronics and Communication Engineering	Document #: FMCD2005	Rev: 1.0
Curriculum Content- Course wise			Page 31 of 41
VLSI Design & Embedded Systems			Year: 2021 - 23

Program: VLSI Design & Embedded Systems				
Course Title: ASIC Design		Course Code: 19EVEE703		
L-T-P: 2-0-1	Credits: 3	Contact Hrs: 4		
ISA Marks: 50	ESA Marks: 50	Total Marks: 100		
Teaching Hrs: 24	Exam Duration: 3 hrs			
	Content		Hrs	
Chapter No. 1. Introduction to ASIC ASIC types, design flow, economics of ASIC			4 hrs	
Chapter No. 2. ASIC design library and Logic cell Transistor as register, transistor parasitic capacitance, Logic Effort, Data Path Elements, Adders, Multiplier, Sequential logic cells, I/O cell.				
Chapter No. 3. Logic Synthesis and Simulation Logic synthesis, FSM synthesis, structural simulation, static timing analysis, delay models			5 hrs	
Chapter No. 4. ASIC Construction Floor planning and placement and routing Physical Design, System Partitioning, Estimating ASIC size, partitioning methods.			5 hrs	
Chapter No. 5. Floor planning and placement and routing Floor planning tools, I/O and power planning, clock planning, placement algorithms, iterative placement improvement, Time driven placement methods. Physical Design flow global Routing, Local Routing, Detail Routing, Special Routing, Circuit Extraction and DRC.			5 hrs	
Text Books:				
 M.J.S. Smith, - "Application - Specific Integrated Circuits" – Pearson Education, 2003. Randall L Geiger, Phillip E. Allen, "Noel K.Strader, VLSI Design Techniques for Analog and Digital Circuits", McGraw Hill International Company, 1990. References: 				
 Jose E.France, Yannis Tsividis, "Design of An Hall, 1994. Andrew Brown, - "VLSI Circuits and Systems 	alog-Digital VLSI Circuits for T in Silicon", McGraw Hill, 1992	elecommunication and signal processing"	, Prentice	

3. S.D. Brown, R.J. Francis, J. Rox, Z.G. Uranesic, "Field Programmable Gate Arrays" - Kluwer Academic Publishers, 1992.

4. Mohammed Ismail and Terri Fiez, "Analog VLSI Signal and Information Processing", McGraw Hill, 1994.

5. S. Y. Kung, H. J. Whilo House, T. Kailath, "VLSI and Modern Signal Processing", Prentice Hall, 1985.

KLE TECH. CHEATING WALLE	FORM ISO 9001: 2015 – KLETECH School of Electronics and Communication Engineering	Document #: FMCD2005	Rev: 1.0
Curriculum Content- Course wise			Page 32 of 41
VLSI Design & Embedded Systems			Year: 2021 - 23

Program: VLSI Design & Embedded S	Systems		
Course Title: Testing & IC Characteri	zation	Course Code: 19EVEE704	
L-T-P: 2-0-1	Credits: 3	Contact Hrs: 4 hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hrs: 40	Exam Duration: 03 hrs		
	Content		Hrs
Chapter No. 1. Verification Concepts Concepts of verification, importance of verification, Stimulus vs Verification, functional verification, test bench generation, functional verification approaches, typical verification flow, stimulus generation, direct testing, Coverage: Code and Functional coverage, coverage plan.			10 hrs
Chapter No. 2. System Verilog – Language Constructs System Verilog constructs - Data types: two-state data, strings, arrays: queues, dynamic and associative arrays, Structs, enumerated types. Program blocks, module, interfaces, clocking blocks, modports.			10 hrs
Chapter No. 3. System Verilog – Classes & Randomization SV Classes: Language evolution, Classes and objects, Class Variables and Methods, Class instantiation, Inheritance, and encapsulation, Polymorphism. Randomization: Directed Vs Random Testing. Randomization: Constraint Driven Randomization.			12 hrs
Chapter No. 4. System Verilog – Assertions & Coverage Assertions: Introduction to Assertion based verification, Immediate and concurrent assertions. Coverage driven verification : Motivation, Types of coverage, Cover Group, Cover Point, Cross Coverage, Concepts of Binning and event sampling.			8 hrs
Chapter No. 5. Building Testbench Layered testbench architecture. Introduction to Universal Verification Methodology, Overview of UVM Base Classes and simulation phases in UVM and UVM macros. Unified messaging in UVM, UVM environment structure, Connecting DUT- Virtual Interface			10 hrs
References: 1. System Verilog LRM 2. Chris Spear, Gregory J Tumb	ush - SystemVerilog for verification - a guide to le	arning the testbench languag	e features -

 Step-by-Step Functional Verification with SystemVerilog and OVM by Sasan Iman SiMantis Inc. Santa Clara, CA Spring 2008 Tools: 1. NC Verilog, NC Sim, VCSMX for System.

Springer, 2012



FORM Document #: ISO 9001: 2015 - KLETECH FMCD2005 Rev: 1.0 School of Electronics and Communication Engineering Page 33 of 41

Year: 2021 - 23

Curriculum Content- Course wise VLSI Design & Embedded Systems

Program: VLSI Design & Embedded Systems				
Course Title: Standard Cell Design and Layout	Course Code: 17EVEE703			
L-T-P: 2-0-1	Credits: 3	Contact Hrs: 4		
ISA Marks: 50	ESA Marks: 50	Total Marks: 100		
Teaching Hrs: 24		Exam Duration: 3 hr	S	
Chapter No. 1. Introduction IC design flows . Use of standard cell elements vs. custom design and Gate array paradigms. Introduction to memory types and construction of memory elements.			8 hrs	
Chapter No. 2. Standard cell library composition and usage Types of standard cell elements. Logical and functional elements, primitives and complex macros. Sequential elements and register files. (Flip flop and latch design). Data path elements. Library size vs. usage in standard flows. Drive strength and cell families. Layout of library elements – single height, double height cells. Power Management cells.				
Chapter No. 3. Standard cell characterization Usage of standard cells by various tools. Information needed at each stage of design flow. Characterization parameters, setup and runs across PVT corners. Library representation formats. (Gate level simulation, synthesis, timing, layout, timing, LVS, DRC)				
References: Standard cell and memory library documentation by Vendors 90nm EDK library				



FORM ISO 9001: 2015 - KLETECH

School of Electronics and **Communication Engineering**

Page 34 of 41

Year: 2021 - 23

Document #:

FMCD2005

Rev: 1.0

Curriculum Content- Course wise VLSI Design & Embedded Systems

Program: VLSI Design & Embedded Systems				
Course Title: Low Power VLSI Circuits		Course Code: 19EVEE705		
L-T-P: 2-0-1	Credits: 3	Contact Hours:4		
ISA Marks: 50	ESA Marks: 50	Total Marks: 100		
Teaching Hours: 40	Examination Duration: 3 hours			
1: Introduction to low power VLSI design: Need for Low Power VLSI Chips, sources of power dissipation. Device and Technology impact on Low Power, dynamic power dissipation in CMOS. Power Estimation.				
2: Power analysis: Simulation Power Analy Probabilistic power analysis	vsis, Spice circuits simulator, gate level logic	simulator,	5Hrs	
3: A new CMOS driver model for transier drivers and transmission lines: a branch an	nt analysis and power dissipation analysis, d bound approach.	low power design of off-chip	5Hrs	
4: Different levels of power optimization			7Urc	
Low Power Design; circuit Level, logic Level, Low Power Architecture.			7Hrs	
5: Floor plan design with low power considerations, optimal drivers of high-speed low power ics, retiming sequential circuits for low power			5Hrs	
6: Clock Distribution: Low Power Clock d Power & performance management,sw	istribution, single driver versus distributed itching activity reduction, parallel architect	buffers. Power management: Ire.	4Hrs	
7:Algorithmic level methodologies for power reduction: Algorithm and architectural level methodologies- algorithmic level analysis & optimization, architecture level estimation and synthesis, Current trends			8Hrs	
Text Books				
1. Gary K. Yeap, "Practical Low Powe	r Digital VLSI Design", KAP, 2002.			
2. Rabaey, Pedram, "Low power design methodologies" Kluwer Academic, 1997.				
Reference Books:				
1. A. Chandrakasan and R. Broderser	n, "Low Power CMOS Design".			
2. Sung - Mo Kang & Yosuf Leblebici,	2. Sung - Mo Kang & Yosuf Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design", TMH, 2003 (Third Edition).			

- 3. Laung-Terng Wang, Charles E. Stroud, Nur A. Touba, "System-on-chip Test Architectures", 2008.
- 4. Kaushik Roy, Sharat Prasad, "Low-Power CMOS VLSI Circuit Design" Wiley, 2000.

KLE TECH. GREATING WALLE	FORM ISO 9001: 2015 – KLETECH School of Electronics and Communication Engineering	Document #: FMCD2005	Rev: 1.0
Curriculum Content-	Course wise		Page 35 of 41
VLSI Design & Embe	dded Systems		Year: 2021 - 23

Program: VLSI Design & Embedded Systems			Teaching
Course Title: Internet of Things Course Code: 19EVEE706		Hours	
L-T-P: 2-0-1	Credits: 3	Contact Hours: 4 Hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 25 Hrs	Examination Duration:		
			4
Chapter No. 1			
Introduction to IoT			
Defining IoT, Characteristics of	loT,		
What is the IoT and why is it in	nportant?		
Elements of an IoT ecosystem.			
Technology and business drive	rs.		
IoT applications, trends and im	plications.		
Physical design of IoT, Logical of	design of IoT, Functional blocks of I	oT, Communication models & APIs	
Chapter No. 2			
IoT Architecture: State of the	Art		
History of IoT, M2M – Machine to Machine, Web of Things, IoT protocols			
Applications:			
Remote Monitoring & Sensing, Remote Controlling, Performance Analysis.			4
Chapter No. 3			4
The Layering concepts , IoT Communication Pattern, IoT protocol Architecture, The 6LoWPAN, Security aspects in IoT			
Chapter No. 4			6
IoT Application Development:			
Application Protocols			
MQTT, REST/HTTP, CoAP, MySQL			
Chapter No.5			6
Case Study & advanced IoT Applications:			
IoT applications in home, infra	structures, buildings, security, Indu	stries, Home	
appliances, other IoT electronic equipment's. Use of Big Data and Visualization in IoT, Industry 4.0 concepts.			
	Hands-on Lah		
	Arduino, Android and AWS bas	ed Experiments	
1. AWS Setup and instance creation.			
2. Controlling LEDs blinking pattern through UART/WiFi			
3. Simple photocell to measure the ambient light level			
4. Controlling LEDs blinking pattern through PHP web server.			
5. Temperature measurement through ADC and WiFi			

6. Controlling and interacting with basic actuators (relay).

KLE TECH. GERTING WALEE	FORM ISO 9001: 2015 – KLETECH School of Electronics and Communication Engineering	Document #: FMCD2005	Rev: ⁻	1.0
Curriculum Content- Course wise			Page 36 of 4	1
VLSI Design & Embedded Systems			Year: 2021 - 2	23
 Android Application of Controlling of Arduin Motor Speed control 	development. o embedded system using Android App. using Embedded board and NodeMCU			

Lua Programming Based Experiments

- 1. Introduction to Lua programming
- 2. Controlling inbuilt LED of ESP8266
- 3. Controlling Motion Sensor using NodeMCU module.
- 4. Using ESP8266 as Webserver
 - a. Understanding HTML Tags.
 - b. Understanding Request.
 - c. Reading Parameter Values.
 - d. Controlling LED.
- 5. ThingSpeak Cloud Data Visualization
 - a. Working with Temperature & Humidity Sensor
 - b. Working with ThingSpeak Cloud
 - c. Posting & Analyzing Sensor Data on ThingSpeak Cloud

Text Books:

- 1. Arshdeep Bahga, Vijay Madisetti "Internet of Things (A Hands-on-Approach)" Universities Press- 2014.
- 2. Olivier Hersent, David Boswarthick, Omar Elloumi, "The Internet of Things: Key Applications and Protocols" John Wiley & Sons 2012.

Reference Books:

1. Subhas Chandra Mukhopadhyay "Internet of Things Challenges and Opportunities" Springer- 2014.



Year: 2021 - 23

Curriculum Content- Course wise		
VLSI Design & Embedded Systems		

Course Code: 20EVEE707	Course Title: AUTOSAR		
L-T-P : 2-0-1	Credits: 3	Contact Hrs: 4 Hours	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hrs: 40		Exam Duration: 3 hours	

Content	Hrs
Chapter No. 1: AUTOSAR Fundamentals Evolution of AUTOSAR – Motivations and Objectives AUTOSAR consortium – Stake holders – work Packages, AUTOSAR Partnership, Goals of the partnership, Organization of the partnership, AUTOSAR specification, AUTOSAR Current development status, BSW Conformance classes: ICC1, ICC2, ICC3, and Drawbacks of AUTOSAR.	8 hrs
Chapter No. 2: AUTOSAR layered Architecture AUTOSAR Basic software, Details on the various layers, Details on the stacks Virtual Function Bus (VFB) Concept Overview of AUTOSAR Methodology, Tools and Technologies for AUTOSAR AUTOSAR Application Software Component (SW-C), Types of SW-components AUTOSAR Run Time Environment (RTE): RTE Generation Process: Contract Phase, Generation Phase, MCAL, IO HW Abstraction Layer, Partial Networking, Multicore, J1939 Overview, AUTOSAR Ethernet, AUTOSAR E2E Overview, AUTOSAR XCP, Metamodel, From the model to the process, Software development process.	7 hrs
Chapter No. 3: Methodology of AUTOSAR and Communication in AUTOSAR CAN Communication, CAN FD, CANape, Application Layer and RTE, intra and inter ECU communication, Client- Server Communication, Sender-Receiver, Communication, CAN Driver, Communication Manager (ComM), Overview of Diagnostics Event and Communication Manager	10 hrs
Chapter No. 4: Overview about BSW constituents BSW Constituents: Memory layer, COM and Services layer, ECU abstraction, AUTOSAR, Operating system, Interfaces: Standard interface, AUTOSAR standardized interface, BSW-RTE interface,(AUTOSAR interface), BSW-ECU hardware interface, Complex device drivers and BSW module configuration, AUTOSAR Integration.	5 hrs
Chapter 5: MCAL and ECU abstraction Layer Microcontroller Drivers, Memory drivers: on-chip and off chip drivers, IO drivers(ADC, PWM, DIO), Communication drivers: CAN driver, LIN drivers, Flexrfay	5 hrs
 Chapter 6: Service Layer Diagnostic Event Manager, Function inhibits Manager, Diagnostic communication manager, Network management, Protocol data unit router, Diagnostic log and trace unit, COMM manager. Text Book (List of books as mentioned in the approved syllabus) 	5 hrs
1. Ronald K. Jurgen, Infotainment systems, 2007, SAE International, 2007	



VLSI Design & Embedded Systems

Program: Digital Electronics			
Course	Title: Mini Project		Course Code: 19EVEW701
L-T-P-SS	5: 0-0-3	Credits: 3	Contact Hours: 6
CIE Mar	[.] ks: 50	SEE Marks: 50	Total Marks: 100
		Examination Duration: 3 hours	
 The project needs to encompass the concepts leant in a courses in the previous semesters, so that the student will learn to integrate, the knowledge acquired to provide a solution to the defined problem statement of the mini-projects. Student can select a project which leads to a product or model or prototype related to following areas (not limited to these areas). Embedded systems MEMS VLSI design Image processing Micro controllers Communications Time plan: Effort to do the project should be between 50 hours, 			revious semesters, so that the ution to the defined problem related to following areas (not
Semester End Evaluation (SEE)			
Semester end examination (SEE) includes submission of the project report, demonstration of the mini-projects and viva-voce conducted by the external and internal examiner. SEE carries 50% weightage of total marks of mini-projects.			e project report, demonstration SEE carries 50% weightage of



Curriculum Content- Course wise VLSI Design & Embedded Systems

FORM

ISO 9001: 2015 - KLETECH

School of Electronics and Communication Engineering

Year: 2021 - 23

Semester: III Semester M.Tech.

Program: VLSI Design & Embedded Systems			
Course Title: Internship / Mini Project Course Code: 17EVEI801		Course Code: 17EVEI801	
L-T-P: 0-0-8	Credits: 8	Contact Hours: 16	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
	Examination Duration: 3 hours		

Internship: 6 weeks of training in any reputed industry. A report has to be made and should be submitted at the end of the training.

OR

Mini-Project 3:

- 1. The project needs to encompass the concepts leant in a courses in the previous semesters, so that the student will learn to integrate, the knowledge acquired to provide a solution to the defined problem statement of the mini-projects.
- 2. Student can select a project which leads to a product or model or prototype related to following areas (not limited to these areas).
 - 1. Embedded systems
 - 2. MEMS
 - 3. VLSI design
 - 4. Image processing
 - 5. Micro controllers
 - 6. Communications

Semester End Evaluation (ESA)

Semester end examination (ESA) includes submission of the project report, demonstration of the mini-projects and viva-voce conducted by the external and internal examiner. ESA carries 50% weightage of total marks of mini-projects.

KLE TECH. CHEATANG WILLE	FORM ISO 9001: 2015 – KLETECH School of Electronics and Communication Engineering	Document #: FMCD2005	Rev: 1.0
Curriculum Content- Course wise			Page 40 of 41
VLSI Design & Embedded Systems			Year: 2021 - 23

Program: VLSI Design & Embedded Syster	ns		
Course Title: Project Phase I / Minor Proje	ect	Course Code: 17EVEW801	
L-T-P: 0-0-10 Credits: 10		Contact Hours: 20	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
	Examination Duration: 3 hours		
12 weeks duration shall be carried out. Candidates in consultation with the guides shall carryout literature survey / visit to Industries to finalize the topic of dissertation. Evaluation of the same shall be taken up during end of III Semester.			

KLE TECH. CREATING VALUE KLE TECH.	FORM ISO 9001: 2015 – KLETECH School of Electronics and Communication Engineering	Document #: FMCD2005	Rev: 1.0
Curriculum Content- Course wise			Page 41 of 41
VLSI Design & Embedded Systems			Year: 2021 - 23
VLSI Design & Embedded Systems			Year: 2021 - 23

Program: VLSI Design & Embedded Systems			
Course Title: Project Phase II / Major proje	ect	Course Code: 17EVEW802	
L-T-P: 0-0-20	Credits: 20	Contact Hours: 40	
ISA Marks: 50	ESA Marks: 100	Total Marks: 150	
	Examination Duration: 3 hours		
24 weeks duration. Evaluation shall be taken during the end of the IV Semester. Need to present three reviews during the			

24 weeks duration. Evaluation shall be taken during the end of the IV Semester. Need to present three reviews during the project work. Evaluation shall be taken up during the end of IV Semester. At the end of the Semester Project Work Evaluation and Viva-Voce Examinations will be conducted.